



NPS1001

0.5 V to 1.8 V, 1.5 A peak, 12 mΩ, load switch

Rev. 1 — 9 December 2024

Product data sheet

1. General description


NPS1001 is a low voltage, single-channel load switch with a low $R_{DS,ON}$ (12 mΩ) to minimize IR drop and power loss. It supports up to 0.6 A RMS current and a peak current of 1.5 A.

The switch is controlled by an enable input (EN) which is compatible with 1.2 V logic levels. When the load switch is enabled, the internal switch charges the output capacitor with a controlled inrush current. When the switch is disabled, an 8 Ω on-chip resistor discharges the output to ground and keeps it from floating.

The IC is powered from a separate BIAS pin which is rated for 3 V to 5 V operation.

NPS1001 has an over-temperature protection that latches the device OFF when the internal junction temperature is above the set point ($T_{th(OTLO)}$). At this time, the internal switch is turned off and the output discharge element turns on to discharge the output capacitor. The load switch can be enabled again by toggling the enable (EN) pin.

NPS1001 is available in an ultra-small, space saving, wafer level chip-scale package; 8 bumps; 1.42 mm × 0.72 mm × 0.465 mm body and is characterized for operation over ambient temperature range of -40 °C to 105 °C.



2. Features and benefits

- 0.5 V to 1.8 V operation voltage
- 3 V to 5 V bias voltage
- Low $R_{DS,ON}$: 12 mΩ (typical) at 25 °C, 16 mΩ (maximum) at 85 °C
- Enable logic supports 1.2 V logic levels
- 0.6 A RMS and 1.5 A peak current capability
- Controlled start-up
 - <200 μs from enable to full enhancement of power FET
- Output short tolerant
 - When supplied by a 4.5 A current limited power supply
- Over-temperature shutdown and input UVLO protection
- 8 Ω discharge while disabled
- Small package footprint
- ESD protection:
 - HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V
 - CDM: ANSI/ESDA/JEDEC JS-002 class C2a exceeds 500 V
- Specified from $T_j = -40$ °C to +105 °C

3. Applications

- Mobile phones
- Wearables

4. Ordering information

Table 1. Ordering information

Type number	Package			
	Temperature range	Name	Description	Version
NPS1001UP	-40 °C to +105 °C	WLCSP8	wafer level chip-scale package; 8 bumps; 1.42 × 0.72 × 0.465 mm body	WLCSP8_SOT8068

5. Marking

Table 2. Marking

Type number	Marking code
NPS1001UP	sD

6. Functional diagram





Fig. 1. Logic symbol

Fig. 2. Functional diagram

7. Pinning information

7.1. Pinning



7.2. Pin description

Table 3. Pin description

Symbol	Bump	Type	Description
IN	B1, C1	I	Device input. Apply a 0.5 V to 1.8 V voltage source. Bypass with a low ESR capacitor to GND.
OUT	B2, C2	O	Device output. Connect to the load. Bypass with a low ESR capacitor to GND.
BIAS	A1	I	Power supply for the IC. Bypass with a low ESR capacitor to GND. [1]
EN	D1	O	Enable input to the IC. Drive with a 1.2 V logic signal. When EN is high, the main switch is ON and QOD is off, as long as BIAS and temperature are within normal operating ranges. When EN is low, the main switch is turned OFF and QOD is turned ON.
GND	A2, D2	-	Ground (0 V)

[1] This external capacitor is not required under certain cases. See [#unique_10](#) for more information.

8. Functional description

8.1. Overview

The NPS1001 is a load switch with a 11 mΩ N-channel MOSFET designed to operate up to 1.5 A peak current. It is designed for very low inputs of 0.5 V to 1.8 V and the logic input is designed to compatible to 1.2 V logic levels.

The NMOS power FET is placed between the IN and OUT pins and controls the flow of current from IN to OUT. The load switch is powered from the voltage source at the BIAS input and controlled using the EN pin. The OUT pins also have an 8 Ω Quick Output Discharge (QOD) FET internally, which discharges the output to GND when the load switch is OFF and prevents the output from floating. When EN goes high, QOD is turned off and the NMOS power FET is turned on in a controlled manner to control the inrush current.

The IC has a built-in Over Temperature Lock Out (OTLO) that latches off the NMOS when the junction temperature exceeds the OTP threshold. The power FET can be turned back on by toggling the enable (EN) input.

8.2. Operation

The IC is turned-on when the voltage at BIAS pin exceeds the under voltage lockout threshold (UVLO_{rise}). Once the voltage at BIAS exceeds UVLO_{rise}, the QOD FET is turned ON to pull OUT to ground and the pass-FET is turned off. When a logic high is applied at the EN pin, the IC disables the QOD FET and charges the output capacitance at a controlled slew rate. Once the output voltage is close to the input voltage, the pass FET is turned on completely to achieve low on resistance. Pulling EN low will turn off the pass-FET and turn on the QOD FET to discharge the output capacitor. If at anytime during operation, the junction temperature of the IC exceeds the over temperature set point (T_{OTLO}), the device turns off the pass-FET and turns on the QOD FET. It remains latched in the off-state till the EN pin is toggled externally.

9. Limiting values

Table 4. Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
V _{IN}	input voltage	pin IN	−0.3	1.98	V
I _{OUT}	output current	pin OUT	–	1.5	A
V _{BIAS}	input voltage	pin BIAS	−0.3	6.0	V
V _{EN}	input voltage	pin EN	−0.3	6.0	V
T _J	maximum junction temperature	[1]	−40	125	°C
T _{stg}	storage temperature		−65	150	°C

[1] T_{J(max)} internally limited by OTP threshold.

10. ESD ratings

Table 5. ESD ratings

Symbol	Parameter	Conditions	Value	Unit
V _{ESD}	electrostatic discharge voltage	HBM: ANSI/ESDA/JEDEC JS-001 class 2	±2000	V
		CDM: ANSI/ESDA/JEDEC JS-002 class C2a	±500	V

11. Recommended operating conditions

Table 6. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Max	Unit
V _{IN}	input voltage	pin IN	0.5	1.8	V
V _{OUT}	output voltage	pin OUT	0.5	1.8	V
V _{BIAS}	input voltage	pin BIAS	3	5.0	V
V _{EN}	input voltage	pin EN [1]	0	5.0	V
T _{amb}	ambient temperature		-40	105	°C

[1] Although the EN pin voltage is rated up to 5 V, the logic high and low voltages need to meet the ON and OFF thresholds stated in the Electrical Characteristics in [#unique_17](#).

12. Recommended components

Table 7. Recommended components

Effective capacitance at output

Symbol	Parameter	Conditions	Min	Max	Unit
C _{OUT}	output capacitance	pin OUT; V _{OUT} = 1.0 V [1]	1	60	μF

[1] see [#unique_19](#)

13. Thermal characteristics

Table 8. Thermal information

Measured as per JEDEC standard JESD51-7 on a 4-layer, 1.6 mm FR4 PCB with 2 oz Cu for top and bottom layers and 1 oz Cu for inner layers with no vias. Pads are connected to 0.25 mm copper traces.

Symbol	Parameter	WLCSP8_SOT8068	Unit
R _{ΘJA}	junction to ambient thermal resistance	101	°C/W
Ψ _{JT}	junction-to-top characterization parameter	4.1	°C/W

14. Electrical characteristics

Table 9. Electrical characteristics

$V_{IN}=1.8\text{ V}$, $V_{BIAS}=3.4\text{ V}$, unless otherwise specified. All specs tested in final ATE unless otherwise specified.

Symbol	Parameter	Conditions	T _j = -40 °C to +105 °C			Unit
			Min	Typ[1]	Max	
IN and OUT pins						
I _{IN(OFF)}	input leakage current when OFF	V _{IN} = 1.8 V, EN = LO, T _j = -40 °C to +85 °C	-	0.2	6.20	μA
		V _{IN} = 1.8 V, EN = LO, T _j = +25 °C	-	0.34	0.4	μA
		V _{IN} = 1.8 V, EN = LO, T _j = +85 °C	-	3.38	6.20	μA
I _{IN,Q}	quiescent current	V _{IN} = 1.8 V, EN = HI, OUT = open	-	0.31	3.50	μA
I _{INRUSH}	inrush current	V _{IN} = 1.8 V, EN goes from low to high, C _{OUT} = 60 μF [2]	-	1.29	1.75	A
BIAS input pin						
UVLO _{rise}	BIAS UVLO rising threshold		2.12	2.19	2.26	V
UVLO _{hys}	BIAS UVLO hysteresis		-	0.10	-	V
I _{SH,BIAS}	BIAS shutdown current	EN = LO, T _j = -40 °C to +85 °C	-	1.06	2.14	μA
		EN = LO, T _j = +25 °C	-	1.06	1.71	μA
		EN = LO, T _j = +85 °C	-	1.22	2.14	μA
I _{Q,BIAS}	BIAS quiescent current	EN = HI	-	10	15.1	μA
EN input pin						
V _{EN,HI}	EN high threshold	Load switch goes from OFF to ON	0.72	-	-	V
V _{EN,LO}	EN low threshold	Load switch goes from ON to OFF	-	-	0.37	V
V _{EN,HYS}	EN hysteresis voltage	V _{IN} = 1.0 V, EN = HI, OUT = open	-	77	-	mV
Quick Output Discharge FET (QOD)						
R _{QOD}	quick output discharge FET resistance	V _{OUT} = 1.0 V, EN = LO	-	8	18	Ω
Power FET						
R _{DS,ON}	ON-state resistance	V _{BIAS} - V _{OUT} = 1.6 V, I _{OUT} = 1.5 A, T _j = 25 °C	-	12	13	mΩ
		V _{BIAS} - V _{OUT} = 1.6 V, I _{OUT} = 1.5 A, T _j = 85 °C	-	14	16	mΩ
		V _{BIAS} - V _{OUT} = 1.3 V, I _{OUT} = 1.5 A, T _j = 85 °C	-	15	18	mΩ
Over Temperature Protection (OTP)						
T _{OTLO}	over temperature lockout threshold	EN = HI, load switch goes from ON to OFF	115	125	139	°C

[1] Typical numbers are mean values at 25 °C.
[2] Obtained through simulation and characterization, but not tested in production.

15. Dynamic characteristics

Table 10. Dynamic characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V);
 $V_{IN} = 1.8\text{ V}$, $V_{BIAS} = 3.4\text{ V}$, $C_{OUT} = 60\text{ }\mu\text{F}$ unless otherwise specified.
For timing diagrams and test circuit see [#unique_23/unique_23_Connect_42_fig_csp_dd1_mzb](#) and [#unique_23/unique_23_Connect_42_fig_fnk_dnn_bpb](#); See also additional graphs in [#unique_24](#) and [#unique_25](#).

Symbol	Parameter	Conditions	$T_j = -40\text{ }^{\circ}\text{C to }+105\text{ }^{\circ}\text{C}$			Unit
			Min	Typ[1]	Max	
$t_{d, rise}$	EN rise delay time	EN rising edge to $V_{OUT} = 10\text{ }\%$	-	68	-	μs
t_{rise}	output rise time	V_{OUT} rising from 10 % to 90 %	-	157	-	μs
t_{ON}	total turn-on Time	EN rising edge to $V_{OUT} = 90\text{ }\%$	-	212	-	μs
T_{ENH}	total time to enhance the power FET	EN rising edge to R_{on} within 10 % of steady state value [2]	-	151	200	μs
$t_{d, fall}$	EN fall delay time	EN falling edge to $V_{OUT} = 90\text{ }\%$	-	75	-	μs
t_{fall}	output fall time	V_{OUT} falling from 90 % to 10 %	-	728	-	μs
t_{OFF}	total turn-off time	EN falling edge to $V_{OUT} = 10\text{ }\%$	-	800	-	μs
T_{ENL}	total time to turn-off the power FET	EN falling edge to power FET off [3]	-	-	5	μs
$t_{HI, EN}$	enable high pulse width	EN rising edge to EN falling edge	4	-	-	μs
$t_{LO, EN}$	enable LOW pulse width	EN falling edge to EN rising edge	5	-	-	μs

- [1] Typical values are measured at $T_j = 25\text{ }^{\circ}\text{C}$.
- [2] Tested in test mode
- [3] Design guidance for customer.

15.1. Waveforms and test circuit








Fig. 4. Timing waveform



15.2. Typical characteristics


Unless otherwise noted, $V_{IN} = 1.0\text{ V}$, $C_{IN} = 1.0\text{ }\mu\text{F}$, $V_{BIAS} = 3.4\text{ V}$, $C_{BIAS} = 0.1\text{ }\mu\text{F}$, $C_{OUT} = 66\text{ }\mu\text{F}$, $R_{OUT} = \text{open}$






$V_{BIAS} = 3.4\text{ V}$; $V_{EN} = 0\text{ V}$
(1) $T_j = -40^\circ C$
(2) $T_j = 25^\circ C$
(3) $T_j = 85^\circ C$

Fig. 8. Input leakage current ($I_{IN,OFF}$) versus input voltage with EN = LOW




$V_{BIAS} = 3.4\text{ V}$; $V_{EN} = 1.2\text{ V}$
(1) $T_j = -40^\circ C$
(2) $T_j = 25^\circ C$
(3) $T_j = 85^\circ C$

Fig. 9. Input quiescent current ($I_{IN,Q}$) versus input voltage with EN = HIGH




$V_{IN} = 1.0\text{ V}$; $V_{BIAS} = 3.4\text{ V}$

Fig. 10. $R_{DS,ON}$ resistance versus junction temperature



$V_{OUT} = 1.0\text{ V}$; $V_{BIAS} = 3.4\text{ V}$

Fig. 11. R_{QOD} resistance versus junction temperature



V_{IN} = 1.0 V; V_{BIAS} = 3.4 V

Fig. 12. Enhancement time (T_{ENH}) versus junction temperature

15.3. Typical waveforms

Unless otherwise noted, V_{IN} = 1.0 V, C_{IN} = 1.0 μF, V_{BIAS} = 3.4 V, C_{BIAS} = 0.1 μF, C_{OUT} = 66 μF, R_{OUT} = open.




Fig. 13. Output voltage ramp and inrush current




Fig. 14. Output discharge using QOD FET




Fig. 15. Turn-on delay




Fig. 16. Turn-off delay

0.5 V to 1.8 V, 1.5 A peak, 12 mΩ, load switch




Fig. 17. EN toggling at 500 μs ON / 500 μs OFF




Fig. 18. EN toggling at 500 μs ON / 200 μs OFF




Fig. 19. Load step response from 0 A to 1 A




Fig. 20. Load step response from 0 A to 1.5 A




Fig. 21. Load step response rising edge from 0 A to 1 A










Fig. 22. Load step response rising edge from 0 A to 1.5 A



0.5 V to 1.8 V, 1.5 A peak, 12 mΩ, load switch




Fig. 29. Enable at $V_{IN} = 1.8$ V




Fig. 30. Disable at $V_{IN} = 1.8$ V




Fig. 31. Load step response at $V_{IN} = 1.2$ V




Fig. 32. Load step response at $V_{IN} = 1.5$ V





Fig. 33. Load step response at $V_{IN} = 1.8$ V



16. Application information

16.1. Capacitor at BIAS pin



16.2. Inrush current

The NPS1001 does not directly control the inrush current at start-up. Instead, it controls the output slew rate by controlling the slew rate of the gate voltage for the power FET. The pass device acts as a source follower during start-up and the output slew rate follows the slew rate of the pass-FET's gate voltage. The inrush current at any given condition is thus a function of the input voltage and the load capacitance. The following graphs show how the peak inrush current varies with the operating conditions.



17. Design and assembly recommendations

17.1. PCB design guidelines

For best performance, all traces must be kept as short as possible. The input and output capacitors must be placed close to the device to minimize effects of parasitic trace inductances on normal operation. Using wide traces for VIN, VOUT, and GND helps minimize the parasitic electrical effects.

A minimum 1 μ F capacitor is recommended from IN to GND as well as OUT to GND, and these should be placed as close to the IC as possible as shown in [Section 17.2](#).

17.2. PCB layout example

A typical layout example is shown in [Fig. 37](#). At least a 2-layer PCB is recommended for best layout practices. The top layer is used for routing the signals as shown in the figure (gray areas are copper planes on the top layer). The bottom layer (or second layer in a multi-layer PCB) is used for a copper plane connected to GND (yellow area). Multiple vias are recommended (number depends on manufacturing guidelines).




Fig. 37. PCB layout example

18. Package outline

WLCSP8: wafer level chip-scale package; 8 bumps; 1.42 × 0.72 × 0.465 mm body

WLCSP8_SOT8068





Fig. 38. Package outline WLCSP8_SOT8068 (WLCSP8)

19. Soldering



wlcsp8_sot8068_fr

Fig. 39. Reflow soldering footprint WLCSP8_SOT8068 (WLCSP8)

20. Abbreviations

Table 11. Abbreviations

Acronym	Description
CDM	Charged-Device Model
CMOS	Complementary Metal Oxide Semiconductor
ESD	ElectroStatic Discharge
HBM	Human Body Model
PCB	Printed-Circuit Board
TTL	Transistor-Transistor Logic

21. Revision history

Table 12. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
NPS1001 v.1	20241209	Product data sheet	-	-

22. Legal information

Data sheet status

Document status [1][2]	Product status [3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions".
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the internet at <https://www.nexperia.com>.

Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet.

Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia.

In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia.

Right to make changes — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — Nexperia products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Nexperia product can reasonably be expected to result in personal

injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at <http://www.nexperia.com/profile/terms>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Nexperia products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific Nexperia product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. Nexperia accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without Nexperia's warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond Nexperia's specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies Nexperia for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond Nexperia's standard warranty and Nexperia's product specifications.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

Contents

1. General description..... 1

2. Features and benefits..... 1

3. Applications..... 1

4. Ordering information.....2

5. Marking.....2

6. Functional diagram.....2

7. Pinning information.....3

7.1. Pinning.....3

7.2. Pin description.....3

8. Functional description..... 4

8.1. Overview.....4

8.2. Operation.....4

9. Limiting values..... 4

10. ESD ratings..... 4

11. Recommended operating conditions.....5

12. Recommended components.....5

13. Thermal characteristics..... 5

14. Electrical characteristics..... 6

15. Dynamic characteristics..... 7

15.1. Waveforms and test circuit..... 7

15.2. Typical characteristics.....8

15.3. Typical waveforms..... 10

16. Application information..... 14

16.1. Capacitor at BIAS pin..... 14

16.2. Inrush current..... 14

17. Design and assembly recommendations..... 15

17.1. PCB design guidelines..... 15

17.2. PCB layout example..... 15

18. Package outline..... 16

19. Soldering..... 17

20. Abbreviations..... 18

21. Revision history.....18

22. Legal information.....19

© Nexperia B.V. 2024. All rights reserved

For more information, please visit: <http://www.nexperia.com>
For sales office addresses, please send an email to: salesaddresses@nexperia.com
Date of release: 9 December 2024